

REMARKS

Claims 1-11 and 13-41 remain present in this application. In present Office action: paragraph [0001] of the specification was objected to: claims 1-41 were provisionally rejected on the grounds of nonstatutory obviousness-type double patenting over claims 1-20 of U.S. Patent Application Serial No. 10/626,062; claims 1, 2, 4-11, 13-16, 18-38, and 40-41 were rejected under 35 U.S.C. § 103(a) over U.S. Patent No. 5,793,817 ("Wilson") in view of U.S. Patent No. 6,262,971 ("Schilling"); claims 3 and 39 were rejected under 35 U.S.C. § 103(a) over Wilson in view of Schilling, and in further view of U.S. Patent No. 6,141,788 ("Rosenberg"); claims 11 and 16 were rejected under 35 U.S.C. § 103(a) over Wilson in view of Schilling, and in further view of U.S. Patent No. 5,033,110 ("Harman"); and claims 12 and 17 were objected to as being dependent upon a rejected base claim.

Applicant extends appreciation to the Examiner for the indication of allowable subject matter. Applicant has amended paragraph [0001] of the specification to address the Office action objection and has made a minor correction to paragraph [0039] of the specification. Applicant acknowledges the provisional rejections of claims 1-41 on the grounds of nonstatutory obviousness-type double patenting over claims 1-20 of U.S. Patent Application Serial No. 10/626,062 and will, when the rejection is made non-provisional, address the rejections. Applicant has amended claims 1, 15, 17, 18, 26, and 34 and canceled claim 12. More specifically, Applicant has amended independent claims 1, 18, 26, and 34 in a manner which Applicant believes conforms to the subject matter indicated to be allowable.


Moreover, Applicant notes that while Wilson discloses a DC offset circuit that subtracts a DC offset from a loop error signal, the DC offset is measured at an input of an upconverter core. While the DC offset circuit is effectively removed during an operate period and a storage unit provides the DC offset to a differential amplifier that subtracts the DC offset from the loop error signal during the operate period, the Wilson storage element does not provide an offset correction signal that is representative of power of an output signal at a carrier frequency at an output terminal of an upconverter core. More specifically, with reference to Wilson Fig. 3, switch 76 is open when switch 42 is closed. As is disclosed, the Wilson DC offset circuit attempts to compensate for local oscillator feedthrough and DC offsets at the output of mixer 56

so that the main feedback loop does not compensate for the DC offset at the output of mixer 56 and produce an unwanted carrier signal at the output of RF amplifier 38 (see col. 5, lines 25-35). While of different scope, independent claims 1, 18, 26, and 34 are allowable over the applied prior art for at least the reasons set forth above. Additionally, Applicant submits that claims 2-11, 13-17, 19-25, 27-33, and 35-41 are also allowable for at least the reason that the claims depend upon an allowable claim.

Applicant respectfully submits that the foregoing amendments are proper and request entry thereof. If the Examiner has a question about any of these amendments or for any other reason believes that a telephone interview would be helpful, the Examiner is respectfully requested to contact the undersigned attorney.

The Commissioner is hereby authorized to charge any fees that may be required, or credit any overpayment, to Deposit Account Number 50-3797.

Respectfully submitted,

December 15, 2006 

Date

Michael R. Long; Reg. No. 42,808

Attorney for Applicant(s)

LARSON NEWMAN ABEL POLANSKY & WHITE, LLP
5914 West Courtyard Drive, Ste. 200
Austin, Texas 78730
(512) 439-7100 (phone)
(512) 739-7199 (fax)